

Results from Recent Thermal Interface/Package on Package/Flip Chip on Board Efforts and Future Packaging Roadmap

Douglas Sheldon

douglas.j.sheldon@jpl.nasa.gov

Acknowledgment: This work was sponsored by: NASA Electronic Parts and Packaging (NEPP) Program

To be presented by Doug Sheldon at the 2015 NASA NEPP ETW Microelectronics June 26, 2015 Goddard Space Flight Center







NEPP Packaging Tasks

- Thermal Interface Materials Selection:
 (Jong-ook Suh, Peter Dillon, Steve Tseng)
- Package On Package:
 - (Peter Dillon, Don Hunter, Atul Mehta, Jongook Suh)
- Flip Chip on Board:
 - (Jong-ook Suh)



Role of Packaging





Thermal Interface Materials Selection and Application Guidelines

 With Perspective to Xilinx Virtex-5QV Thermal Management : R_{Oheat spreader} = 0.03 * R_{Oboard}





Thermal Conductivity vs. Thermal Impedance



- Total thermal impedance = TIM's bulk thermal conductivity, bond line thickness, and thermal contact resistances.
- In order to achieve low thermal impedance, a TIM needs have high thermal conductivity, low bond line thickness, and low contact resistance.

To be presented by Doug Sheldon at the 2015 NASA NEPP ETW Microelectronics June 26, 2015 Goddard Space Flight Center



 $R_{TIM} = BLT / k_{TIM} + R_{C1} + R_{C2}$

- Bond line thickness can be controlled by adding filler particles
 - High concentration of filler can result in increased/uneven bond line thickness and poor contact resistance.
- Trade off thickness conductivity and temp cycle reliability
- TIMs are characterized per ASTM D5470
 - Measures the steady-state thermal impedance and the bond line thickness of a TIM while applying a controlled amount of pressure.
 - Does not account for the actual situation where the electronic assemblies are exposed to shock, vibration, and thermal cycling.

To be presented by Doug Sheldon at the 2015 NASA NEPP ETW Microelectronics June 26, 2015 Goddard Space Flight Center



Elastic Modulus

- Sheer Stress during random vibration test
- If the maximum shear stress exceeds the adhesive strength of the TIM, delamination of TIM will initiate





maximum shear stress



Jet Propulsion Laboratory

California Institute of Technology

Thermally Conductive Silicones



Property	CV-2946	CV-2948	units
Specific Gravity	1.53	1.57	
Durometer	75	80	
Tensile Strength	1.38	1.7	M Pa
Elongation	30	30%	
Tear Strength	50	45	ррі
Lap Shear	1.1	1	M Pa
Thermal Conductivity	1.49	1.95	W/mk
Young's Modulus	20.7		M Pa
Dieletric Strength	21.3		kV/mm

- Similar data sheet specs but different thermal response
- Storage (Elastic) Modulus and Loss (Viscous) Modulus
- Tangent delta is ratio





Jet Propulsion Laboratory California Institute of Technology

Flip Chip on Board (FCOB)







FCOB Material and Reliability Concerns

Materials

- Board materials
- Solder bump
- Die metallization
- Board metallization
- Underfill
- Pb-free bumps

Reliability

- Dielectric layer cracking
- Metallization/solder reactions
- Thermal Cycle
- Shock/vibe
- Heat dissipation



Bump Evolution







- Silicon die has a CTE of 3 ppm/°C
- Organic substrate has a CTE of 17 ppm/°C
- Capillary vs molded underfill vs no-flow





Underfill





Cu Pillar



- Foundation for most of future advanced packaging platforms
- Potential cost reduction for substrate
- Better electrical performance
- Better electromigration reliability than FC bump
- Larger die in a given body size

Ahmer Syed SATA Expo 2012



Maximum current carrying capacity (90um UBM diameter / 75um SRO diameter)

- 0.1% Failure rate at 100K Power On Hours (POH)
- For Cu pillar, no estimate for Black's Equation yet
 - Below estimate is based on comparison with SnAg for 150C/700mA condition



Ahmer Syed SATA Expo 2012



Package on Package and Solder Joint Encapsulants

- BGA use in space applications will require interconnect package to board ruggedization
 - Options include capillary underfills, corner bonds, posts, staking, and no-flow underfill
 - Add complexity and yield issues to assembly
- Solder joint encapsulants are designed to enhance solder joint reliability and eliminate solder joint cracking



Yincae Advanced Materials SMT 256





Substrates	PWB-HAZL		PWB-ENIG		PWB-ENPEG				
	(Qty. 4)		(Qty. 4)		(Qty. 4)				
Component Attach	Sn63	Sn63 +	Sn63	Sn63 +	Sn63	Sn63 +			
	(Qty. 3)	SMT256	(Qty. 3)	SMT256	(Qty. 3)	SMT256			
		(Qty. 3)		(Qty. 3)		(Qty. 3)			
Processability	x	×	x	x	x	x			
Reworkability	x	×	x	x	x	×			
Solder Voids	x	×	x	x	X	x			
Solder Open	×	×	x	x	X	x			
Joint Cracking	x	×	x	x	x	x			
Shear Test	×	×	x	x	X	×			
Thermal Cycling									
(200 cycles;	x	x	x	x	x	x			
-55C to 125C)				~					

BGA solder joint encapsulant investigated showed signs of improving the strength of the solder joint and the solder joint reliability under thermal cycle conditions.



Jet Propulsion Laboratory

California Institute of Technology



Mounted and polished microsection of an ENIG finished assembly U8
-a) exhibiting solder cracks on ball #33
-b) No solder cracks are evident on the remaining solder balls evaluated, such as #29 and #30 (c).

To be presented by Doug Sheldon at the 2015 NASA NEPP ETW Microelectronics June 26, 2015 Goddard Space Flight Center



Packaging Roadmap



All Aspects of IC Technology Converging on 3D Processes

To be presented by Doug Sheldon at the 2015 NASA NEPP ETW Microelectronics June 26, 2015 Goddard Space Flight Center

Bump Technology Roadmap

PCB Technology Market (2013)

High Density Interconnect Trends

Thank You